

Intel Huron River Sandy Bridge 32nm SV PGA988B i3, i5 DC 35W/ i7 QC 45W

POWER

1.1V LDO : USB3.0 37

CPU IO(0.9V~0.8V): VCCSA 45

POWER GOOD	38
------------	----

RUN POWER /SUS POWER 39

POWER GOOD	00

1.5V - 1.5V - 1.5V 3P1W/BDQ39

2.015275 - 2.015280

22

3 3VS -- VGA 3 3VS 56

1 EV > VCA 1 EVS 56

BACO 56

— 10 —



Layout

DMI

Differential 85ohm (single 50)
n,p mismatch <5mils
maximum mis-match between inter-pairs :
7000 mils (177.8 mm)
Max: [2000 to 8000 mils, 3vias]
436735 Huron River Design Guide 1.0

Layout

FDI

Differential 85ohm (single 50)
n,p mismatch <5mils
pair to pair mismatch < 7 inches
Max:
3vias : 2000 to 8000 mils
4vias : 2000 to 6500 mils
436735 Huron River Design Guide 1.0

Note:
FDI (Flexible Display Interface):
Carries display traffic
from the integrated graphics controller
to the legacy display connectors in the PCH.

Layout

DP_ICOMPO :
Trace Width : 12 mils (0.305 mm)
To other Signals : 15 mils (0.381 mm)
Routing Length :500 mils (12.7 mm)

DP_COMPIO :
PEG_RCOMPO
Trace Width : 4 mils (0.102 mm)
To other Signals : 15 mils (0.381 mm)
Routing Length : 500 mils (12.7 mm)

436735 Huron River Design Guide 1.0

Layout




eDP

Differential 85ohm (single 50)
n,p mismatch <5mils
pair to pair mismatch < 7 inches
Max:
2vias : 2000 - 8000 mils
4vias : 2000 - 8000 mils
436735 Huron River Design Guide 1.0

Layout(Switchable Graphics Topology)

eDP

Differential 85ohm (single 50)
n,p mismatch <5mils
pair to pair mismatch < 7 inches
Max:
4vias : 2000 - 5000 mils
436735 Huron River Design Guide 1.0





PN CPU801A

DMI

Intel(R) FDI

eDP

PCI EXPRESS* - GRAPHICS



Layout

PEG_ICOMPO :
Trace Width : 12 mils (0.305 mm)
To other Signals : 15 mils (0.381 mm)
Routing Length :500 mils (12.7 mm)



PEG_ICOMPI :
PEG_RCOMPO
Trace Width : 4 mils (0.102 mm)
To other Signals : 15 mils (0.381 mm)
Routing Length : 500 mils (12.7 mm)

436735 Huron River Design Guide 1.0

Layout

Intel PEG
Differential 80ohm(single 48ohm)


Sandy Bridge_FOXCONN_PZ98927-3641-41F



HPMH-11-0010000110G	IC CPU SNB 1G8 Q15M D0 rPGA988B
HPMH-11-0010000111G	IC CPU SNB 2G Q15C D0 rPGA988B
HPMH-11-0010000112G	IC CPU SNB 2G2 Q154 D0 rPGA988B
HPMH-11-0010000113G	IC CPU SNB 2G5 Q17N J0 rPGA988B
HPMH-11-0010000114G	IC CPU SNB 2G6 Q16P J0 rPGA988B
HPMH-11-0010000115G	IC CPU SNB 2G7 Q16M J0 rPGA988B
HPMH-11-0010000116G	IC CPU SNB 2G5 Q17N J0 rPGA988B
HPMH-11-0010000117G	IC CPU SNB 2G2 Q1C1 D1 rPGA988B
HPMH-11-0010000118G	IC CPU SNB 2G3 Q1C6 D1 rPGA988B
HPMH-11-0010000119G	IC CPU SNB 2G Q1CN D1 rPGA988B
HPMH-11-0010000120G	IC CPU SNB 2G Q1NS D2 rPGA988B
HPMH-11-0010000121G	IC CPU SNB 2G2 Q1NN D2 rPGA988B
HPMH-11-0010000122G	IC CPU SNB 2G3 Q1NC D2 rPGA988B
HPMH-11-0010000123G	IC CPU SNB 2G1 Q1SP J1 rPGA988B
HPMH-11-0010000124G	IC CPU SNB 2G3 Q1SD J1 rPGA988B
HPMH-11-0010000125G	IC CPU SNB 2G5 Q1RX J1 rPGA988B
HPMH-11-0010000126G	IC CPU SNB 2G6 Q1S6 J1 rPGA988B
HPMH-11-0010000127G	IC CPU SNB 2G7 Q1S2 J1 rPGA988B
HPMH-11-0010000128G	IC CPU SNB 2G SR02Y D2 rPGA988B
HPMH-11-0010000129G	IC CPU SNB 2G2 SR014 D2 rPGA988B
HPMH-11-0010000130G	IC CPU SNB 2G3 SR012 D2 rPGA988B

FLEX Computing


Project Name : H710DI1	Title : CPU_1/7_DMI_FDI_PCIE
Size : Document Number : HPMH-40GAB6600-B130	Rev : B
Date: Monday, November 08, 2010	Sheet: 2 of 63






DDR3 Compensation Signals

Signal	Value	Resistance	Percentage
SM_RCOMP_0	R274	2	140.1%
SM_RCOMP_1	R1053	2	25.5.1%
SM_RCOMP_2	R1054	2	200.1%


Max= 500 mils





POWER

36A~52A



CPU_CORE

CN CPU801F

AG35 VCC1
AG34 VCC2
AG33 VCC3
AG32 VCC4
AG31 VCC5
AG29 VCC6
AG28 VCC7
AG27 VCC8
AG26 VCC9
AF35 VCC10
AF34 VCC11
AF33 VCC12
AF32 VCC13
AF31 VCC14
AF30 VCC15
AF29 VCC16
AF28 VCC17
AF27 VCC18
AF26 VCC19
AD35 VCC20
AD34 VCC21
AD33 VCC22
AD32 VCC23
AD31 VCC24
AD30 VCC25
AD29 VCC26
AD28 VCC27
AD27 VCC28
AD26 VCC29
AC35 VCC30
AC34 VCC31
AC33 VCC32
AC32 VCC33
AC31 VCC34
AC30 VCC35
AC29 VCC36
AC28 VCC37
AC27 VCC38
AC26 VCC39
AA35 VCC40
AA34 VCC41
AA33 VCC42
AA32 VCC43
AA31 VCC44
AA30 VCC45
AA29 VCC46
AA28 VCC47
AA27 VCC48
AA26 VCC49
Y35 VCC50
Y34 VCC51
Y33 VCC52
Y32 VCC53
Y31 VCC54
Y30 VCC55
Y29 VCC56
Y28 VCC57
Y27 VCC58
Y26 VCC59
Y25 VCC60
V34 VCC61
V33 VCC62
V32 VCC63
V31 VCC64
V30 VCC65
V29 VCC66
V28 VCC67
V27 VCC68
V26 VCC69
U35 VCC70
U34 VCC71
U33 VCC72
U32 VCC73
U31 VCC74
U30 VCC75
U29 VCC76
U28 VCC77
U27 VCC78
U26 VCC79
R35 VCC80
R34 VCC81
R33 VCC82
R32 VCC83
R31 VCC84
R30 VCC85
R29 VCC86
R28 VCC87
R27 VCC88
R26 VCC89
R25 VCC90
P34 VCC91
P33 VCC92
P32 VCC93
P31 VCC94
P30 VCC95
P29 VCC96
P28 VCC97
P27 VCC98
P26 VCC99
VCC100

CORE SUPPLY

SVID

SENSE LINES

VIDALERT#
VIDSCLK
VIDSOUT


VCC_SENSE
VSS_SENSE
VCCIO_SENSE
VSSIO_SENSE

8.5A

MB Bottom Socket Cavity




MB Top Socket Cavity





VCCIO at CPU

7/06 delet 330uF X2
poewr side have 330uF X3
(3x 330 μ F for 2012 capable designs)
follow Huron River Platform Power Delivery (439028)

50 ohm reference GND








Layout Note:
Alert#(AJ29) signal must be routed between
the Clock and Data lines to reduce the cross
talk between them. Spacing recommendations
from the "Asynchronous Signal General
Routing Guideline" of the Huron River
PDG have to be met.




Sandy Bridge_FOXCONN_P298927-3641-41F

POWER



VCCSA_SEL Voltage Selection Table

VID[0] Pin C22	VID[1] Pin C24	VCCSA Vout	2011 processor	2012 processor
0	0	0.90 V	Yes	Yes
0	1	0.80 V	Yes	Yes
1	0	0.725 V	No	Yes
1	1	0.675 V	No	Yes




1. MB Bottom Socket Cavity 10uFX2
2. MB Bottom Socket Edge 10uFX1
3. VCCSA at processor

Layout


Four 0402 0.1uF stitching capacitors added between +V1.5_DIMM & +V1.5S_CPU_VDDQ S3PowerReduction checklist

Channel-A




DDR3 RVS 9.2H_DDRRK-20410-TP9D
CONN DDR3 RVS DDRRK-20410-TP9D 204P 9.2H

Note:
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30




CONN DDR3 RVS DDRRK-20410-TP9D 204P 9.2H


Layout
Place these caps close to Pin203 and 204.



Follow Intel CRB & CHKList 1uF x 4
Due to Manchester SODIMM not butterfly,
The decoupling ability can not share to 2 DIMMs.
JasonW20100206




Layout
0.1uF Caps for CMD,CLK,CTRL return path
Place Caps on the same side as SO-DIMM
and close to VDD Pin.



FLEXComputing		
Project Name :		Title :
H710DI1		DDR3_SO-DIMM1_CHA(9H2)
Size :	Document Number :	Rev :
	HPMH-40GAB6600-B130	B
Date: Monday, November 08, 2010		Sheet: 9 of 63

Channel-B




DDR3 RVS 5.2H_DDRRK-20410-TP5B
CONN DDR3 RVS DDRRK-20410-TP5B 204P 5.2H


SO-DIMM Address			
SA0_DIM0 = 0, SA1_DIM0 = 0	SPD	0xA0	
	TS	0x30	
SA0_DIM1 = 0, SA1_DIM1 = 1	SPD	0xA4	
	TS	0x34	

Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

7/26 Matutina Modify



Layout
0.1uF Caps for CMD,CLK,CTRL return path
Place Caps on the same side as SO-DIMM
and close to VDD Pin .






Layout
Place these caps close
to Pin203 and 204.

Follow Intel CRB & CHKList 1uF x 4
Due to Manchester SODIMM not butterfly,
The decoupling ability can not share to 2 DIMMs.
JasonW20100206

FLEXComputing

Project Name : H710DI1		Title : DDR3_SO-DIMM2 CHB(5H2)	
Size :	Document Number : HPMH-40GAB6600-B130		Rev : B
Date: Monday, November 08, 2010		Sheet: 10 of 63	


Debug Port




FLEX Computing

Project Name : H710DI1		Title : XDP(PROCESSOR / PCH)	
Size :	Document Number : HPMH-40GAB6600-B130		Rev : B
Date: Monday, November 08, 2010		Sheet :	11 of 63




PCI-E 2.0 x1	Usage
Lane 1	LAN
Lane 2	WLAN
Lane 3	Card Reader
Lane 4	USB3.0
Lane 5	
Lane 6	
Lane 7	
Lane 8	




COUGARPOINT (DMI,FDI,GPIO)




COUGARPOINT (LVDS,DDI)




U811E			
		RSVD1	AY7
326	TP1	RSVD2	AV7
328	TP2	AU3	AY8
425	TP3	RSVD3	BC4
416	TP4	RSVD4	AT10
516	TP5	RSVD5	BC8
438	TP6	RSVD6	AU2
437	TP7	RSVD7	AT4
K43	TP8	RSVD8	AT3
K45	TP9	RSVD9	AT1
C18	TP10	RSVD10	AY3
N30	TP11	RSVD11	AT5
H3	TP12	RSVD12	AV3
H12	TP13	RSVD13	AV1
M4	TP14	RSVD14	BB1
M5	TP15	RSVD15	BA3
Y13	TP16	RSVD16	BB5
Y24	TP17	RSVD17	BB3
L24	TP18	RSVD18	BB7
B46	TP19	RSVD19	BE8
B45	TP20	RSVD20	BD4
		RSVD21	BF6
		RSVD22	
		RSVD23	AV5
821	TP21	RSVD24	AV10
A20	TP22		
Y16	TP23	RSVD25	AT8
546	TP24		
		RSVD26	AY5
		RSVD27	BA2
E28	TP25		
C30	TP26	RSVD28	AT12
E32	TP27	RSVD29	BF3
U32			



-




COUGARPOINT (POWER)




FLEX Computing		
Project Name :	H710D11	
Title :	PCH_7/10_POWER 1	
Size :	Document Number :	Rev :
	HPMH-40GAB6600-B130	B
Date: Monday, November 08, 2010	Sheet :	18 of 63

COUGARPOINT (POWER)




COUGARPOINT (GND)


U811I



U811H



Signal	Usage	When Sampled	Internal PULL	Comment
SPKR	No Reboot	Rising edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: If the signal is sampled high, this indicates that the system is strapped to the No Reboot mode L: Cougar Point will disable the TCO Timer system reboot feature (Chipset Config Registers: Offset (3410h:Bit 5)). Default
INIT3_3V#	Reserved	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	This signal should not be pulled low
GNT[3]#/GPIO[55]	Top-Block Swap Override	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	H: Top Block Swap Mode disabled Default L: If the signal is sampled low, this indicates that the system is strapped to the Top Block swap mode
INTVRMEN	Integrated 1.05V VRM Enable / Disable	Always	NA	H: Integrated 1.05V VRMs enabled Default This signal should always be External pulled high L: Integrated 1.05V VRMs disabled
GNT1#/GPIO51/	Boot BIOS Strap bit [1] BBS[1]	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	GNT1# SATA1GP Boot BIOS Location 0 0 LPC 0 1 Reserved 1 0 PCI 1 1 SPI Default
SATA1GP/GPIO19	Boot BIOS Strap bit[0] BBS[0]	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	
GNT2#/GPIO53	ESI Strap (Server Only)	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	H: Should not be pulled low for desktop and mobile Default ESI compatible mode is for server platforms only. L: Configures DMI for ESI compatible operation
HDA_SDO	Flash Descriptor Security Override/ ME Debug Mode	Rising edge of RSMRST#	Internal PD	H: If sampled high, the Flash Descriptor Security will be overridden. L: If strap is sampled low, (Default) the security measures defined in the Flash Descriptor will be in effect. This signal should not be pulled high
DF_TVS	DMI and FDI Tx/ Rx Termination Voltage	Rising edge of PWROK	Internal PD	The internal pull-down is disabled after PLTRST# deasserts
GPI028	On-Die PLL Voltage Regulator	Rising edge of RSMRST# pin	Internal PU	H: The On-Die PLL voltage regulator is enabled when sampled high Default L: When sampled low the On-Die PLL Voltage Regulator is disabled
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select	Rising edge of RSMRST# pin	Internal PD	H: On-Die PLL VR is supplied by 1.5 V Default L: On-Die PLL VR is supplied by 1.8 V
GPI015	TLS Confidentiality	Rising edge of RSMRST# pin	Internal PD The weak internal pull-down is disabled after RSMRST# deasserts	H: Intel ME Crypto TLS cipher suite with confidentiality Default L: Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
L_ODC_DATA	LVDS Detected	Rising edge of PWROK	Internal PD The internal pull-down is disabled after PLTRST# deasserts.	H:LVDS is detected Default L:LVDS is not detected
SDVO_CTRLDATA	Port B Detected	Rising Edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H:Port B is detected L:Port B is not detected Default
DDPC_CTRLDATA	Port C Detected	Rising edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: Port C is detected L: Port C is not detected Default
DDPD_CTRLDATA	Port D Detected	Rising edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: Port D is detected L: Port D is not detected Default
DSWMRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable	Always	NA	If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled.
SATA2GP/GPI036	Reserved	Rising edge of PWROK	Internal PD (The internal pull-down is disabled after PLTRST# deasserts.)	NOTE: This signal should not be pulled high when strap is sampled.
SATA3GP/GPI037	Reserved	Rising edge of PWROK	Internal PD (The internal pull-down is disabled after PLTRST# deasserts.)	NOTE: NOTE: This signal should not be pulled high when strap is sampled.
GPI08	Reserved	Rising edge of RSMRST#	Internal PU (Pull-up is disabled after RSMRST# is deasserted.)	NOTE: This signal should not be pulled low



NO REBOOT	
NA	Low=Disable(Default)
MOUNTED	High=Enable

A16 swap override Strap	
STP_A160VR	Low = A16 swap override High = Default

INTVRMEN- Integrated SUS 1.05V VRM Enable
--

Flash Descriptor Security Override	
PCH_HDA_SDO	NA Low=Disable(Default) MOUNTED High=Enable

DMI & FDI Termination Voltage	
DF_TVS	Set to Vss when LOW Set to Vcc when HIGH

PLL ON DIE VR ENABLE	
PLL_ODVR_EN	ENABLE- UNSTUFF DISABLE-STUFF

HR only support 1.5 V
HDA_SYNC need PU to HDA SUS rail through 1k ohm
for 451710_451710 SPEC

DSWODVREN - On Die DSW VR Enable	
Pull High	Enable (Default)
Pull Down	Disable

DMI TERMINATION VOLTAGE OVERRIDE	
GPI036	LOW - Tx, Rx terminated to same voltage (DC Coupling Mode) DEFAULT


FDI TERMINATION VOLTAGE OVERRIDE	
GPI037 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Mode) DEFAULT

GPI08 Integrated Clock Chip Enable
High : Disable Low : Enable(default)

FLEXComputing			
Project Name : H710DI1		Title : PCH_10/10_STRAP	
Size :	Document Number : HPMH-40GAB6600-B130	Rev :	B
Date: Monday, November 08, 2010		Sheet: 21 of 63	

HDD


Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist



2nd HDD


FOR 17" MB USE WTB CONNECTOR

CONN SPEC: 0.3A/PIN



Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist


ODD



Change to Cable type Conn

ODD Zero Power

Check if meet max current!!



G-Sensor

G-SENSOR


ST HP3DC

3.3VS


ADDR: 0011000x(30h) - SDO PD

ADDR: 0011010x(32h) - SDO NC


SINK: ??mA@VoL=0.33V(MAX)




KB Backlit



Web CAM




Blue Tooth




TouchScreen (Module CONN)

Touch Screen power is 5V type


Peak 200mW 40mA




Finger Print



Touch Pad(Pick Button)




LID




FLEX Computing

Project Name :	H710DI1	Title :	WebCAM_BT_FP_TS_TP_LID
Size :	Document Number :	Rev :	B
Date :	Monday, November 08, 2010	Sheet :	26 of 63


PWRBTN BOARD





connector on Mother Board for
Power Button/LED/LID Daughter board




USB BOARD






Mini-PCIE - WLAN (Half size)




WLAN CONNECTOR



HP 2011 WLAN SPEC 2nd RF ON/OFF Pin
Primary path is to implement it on pin 51,
but 0 Ohm strap to pin 19 required for
Intel Rainbow Peak ES2 cards use
(QS will transition to pin 51).




Thermal Sensor
(REMOTE : DGPU)
(LOCAL : CPU)



THERMAL IC FOR CPU or DGPU


WINBOND	W83L771AWG	ODMH-15-00G0000017G 1001100x(98h)
ON SEMI	ADT7421ARMZ-REEL	???
GMT	G780P81U	???

FAN CONN




Card Reader

Layout note : all resistor & capicator close to Chip pin & Connector pin




FOR 17" MB USE WTB CONNECTOR



FOR 15" MB ALL COMPONENT : NA
FOR 17" MB ALL COMPONENT : MOUNT

FOR 15" MB USE CardReader CONNECTOR



FOR 15" MB ALL COMPONENT : MOUNT
FOR 17" MB ALL COMPONENT : NA

FLEX Computing

Project Name : H710DI1	Title : Card Reader (R5U220)
Size : Document Number : HPMH-40GAB6600-B130	Rev : B
Date: Monday, November 08, 2010	Sheet: 30 of 63

Gbit LAN Controller


Mini-spec requirements:

- 10/100/1000 :
- Link :White
- Activity :Amber/Yellow

RTL8111E

LED51-0	00	01	10	11
LED0	ACT ALL	LINK ALL	LINK ALL	LINK ALL
LED1	LINK100	LINK100	LINK100	LINK100
LED3	LINK1000	LINK1000	LINK1000	LINK1000

LED51-0s initial value comes from the EEPROM
If there is no EEPROM, the default value is 11




TRANSFORMER


2009.09.22 ref. "RTL8102E_8111D 48PIN demo_board v200_2008.04.30"

Transformer :
Gbit P/N: 32-100079-000G(GST5009)
10/100 P/N: 32-0000000009G (TST1284)

Layout near RJ45 Connector



RJ45 Cable Connector



FLEX Computing

Project Name : H710D11		Title : RJ45_LAN (RTL8111E-VB-GR)	
Size : C	Document Number : HPMH-40GAB6600-B130		Rev : B
Date: Monday, November 08, 2010		Sheet :	31 of 63

	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	

FLEX Computing					
Project Name : H710DI1			Title : RESERVE		
Size :	Document Number : HPMH-40GAB6600-B130				Rev : B
Date: Monday, November 08, 2010				Sheet :	32 of 63

If without supply Woofer all page NA

WOOFER AMP

HPA00836PWPR
HTSSOP28-25P6X220-TH

HPA00836PWPR
28PIN

C9742 GND
near by CODEC

GAIN 20dB

G1=0 G0=0 GAIN=20dB
G1=0 G0=1 GAIN=26dB
G1=1 G0=0 GAIN=32dB
G1=1 G0=1 GAIN=36dB

Kevin modify-0909

FLEX Computing











Project Name : H710DI1 Title : Audio 3/3 WOOFER AMP

Size : Document Number : HPMH-40GAB6600-B130



Date: Monday, November 08, 2010 Sheet: 35 of 63

NA
Always NA






USB3.0 NEC uDP720200






HPMH-10-00C0000024G
IC uDP720200AF1 USB3.0 FBGA-176
NEC_uDP720200A




Place near by USB3.0 chip








TDC: ?A




TDC: 0.3A



TDC: ?A


check ID

ME4626 :
Vgs(th): 3V(max)
Rds(on): 3.2m@Vgs = 10V (Max)
Rds(on): 4.9m@Vgs = 4.5V (Max)
Id : 23A



TDC: 0.6A

7/26 Matutina Modify



TDC: 5A

ME2306D:

Vgs(th) : 1.0V(min),3.0V(max)
Rds(on) : 31m@Vgs = 10V(MAX)
Rds(on) : 52m@Vgs = 4.5V(MAX)
Id : 3.9A(Max)

ME4894-G:


Vgs(th) : 1.0V(min),3.0V(max)
Rds(on) : 11.7m@Vgs = 10V (MAX)
Rds(on) : 18.2m@Vgs = 4.5V(MAX)
Id : 11.5A(Max)

ME2301A:

Vgs(th) : -0.9V(max)
Rds(on) : 75m@Vgs = -4.5V(MAX)
Id : -2.8A(Max)


3.3V

500mW / 3.3V



20100921

Charger



5V / 3.3VSTBY

Freq=300KHz
TDC = 7 A
OCP = 10 A

* Options 1.
5VSTBY

* Options 2.


* Options 3.

* Options 4.

Table 3. Enabling State

EN0	ENTRIP1	ENTRIP2	VREF	VREG5	VREG3	CH1	CH2	VCLK
GND	Don't Care	Don't Care	Off	Off	Off	Off	Off	Off
R to GND	Off	Off	On	On	On	Off	Off	Off
R to GND	On	Off	On	On	On	On	Off	Off
R to GND	Off	On	On	On	On	Off	On	Off
R to GND	On	On	On	On	On	On	On	Off
Open	Off	Off	On	On	On	Off	Off	Off
Open	On	Off	On	On	On	On	Off	On
Open	Off	On	On	On	On	Off	On	Off
Open	On	On	On	On	On	On	On	On


PU3-m1
For layout request, no connect anything.




Freq=375KHz
TDC = 4 A
OCP = 5.7 A

INTEL HR / AMD DANUBE
Options 1 - 5VSTBY / 5V
Options 2 - 5VALW_ON / SUS_ON
Options 3 - 3V_5V_PWRGD / 3.3V_5V_PWRGD
Options 4 - 15V_ALW / 15VSTBY
Options 5 - 5VSTBY / 5V


For PCB Acoustic Noise





Vcore setting Table

	45W	35W	
Reference	SV-QC	SV-DC	For 35W component PN
PU15	NCP5911	NA	
PR153	0_0603_5%	NA	
PC153	0.22UF_25V_0603	NA	
PR159	49.9_0402_1%	NA	
PC163	2.2UF_6.3V_0603	NA	
PQ820	FDMS7692	NA	
PQ819	FDMS0308S	NA	
PL808	0.36uH	NA	
PR874	73.2K_0402_1%	41.2K_0402_1%	HPMH-30-141221-990G
PR861	24K_0402_1%	24.9K_0402_1%	HPMH-30-124921-990G
PR867	21K_0402_1%	12.4K_0402_1%	HPMH-30-112421-990G



1.05VS_VCCIO
1.05VS

(38,45) 1.05VS_PWRGD

(3,46) 1.05V_VCCIO_EN

$Io_{cp} = ((PR4551 * 10) / 8 * R_{ds(on)}) + Io_{(max)} / 6$
=18.4A

RF pull down to GND with resistor : Auto-skip
RF connect to PGOOD with resistor : Force CCM

Freq=430KHz


$V_o = 0.75 * (1 + (PR529 / PR531))$
=0.75*(1+0.47)=1.107V

TDC=12.87A
OCP=15.54A

FLEX Computing

Project Name : H710DI1		Title : 1.05VS(TPS51218)	
Size : Custom	Document Number : HPMH-40GAB6600-B130		Rev : B
Date: Monday, November 08, 2010		Sheet: 44 of 63	

VCCSA



Max = 6A
OCP = 9A


Freq=700KHz

VCCSA_VID[0]	VCCSA_VID[1]	VCCSA
0	0	0.9
0	1	0.8

FLEXComputing

Project Name : H710D11		Title : ITE8509E/ 1.1VS	
Size : B	Document Number : HPMH-40GAB6600-B130		Rev : B
Date: Monday, November 08, 2010		Sheet :	45 of 63

1.5V




FLEX Computing

Project Name :
H710DI1Title :
DDR_PWR(TPS51216)Size :
Document Number :
HPMH-40GAB6600-B130Rev :
B



Date: Monday, November 08, 2010 Sheet: 46 of 63

1.8VS



FLEX Computing


Project Name : H710DI1		Title : 1.8VS	
Size :	Document Number : HPMH-40GAB6600-B130		Rev : B
Date: Monday, November 08, 2010		Sheet : 47 of 63	



GPU TYPE	PN
Whistler XT	HPMH-10-0020000048G
Seymour-XT	HPMH-10-0020000049G

For del vBIOS ROM design:
1.P49 -U8,C47,R54
2.P53 -R1001,R1002,R1015

NA for del vBIOS ROM design.



VGA_1.8VS

R1100
10K
NA

R1019
10K








R1018
10K
NA

VMEM_ID0
VMEM_ID1
VMEM_ID2


1
2
3

PGD013



100 MHz Spread Selection Table			
PIN3	PIN7	PIN5	
S1	S0	Down	Spread%
L	L	OFF	
L	M	-0.5	
L	H	-2.5	
M	L	-0.25	
M	M	-0.75	
M	H	-1.0	
H	L	-1.5	
H	M	-2.0	Default
H	H	-3.0	





Whistler_M2
IC 216-0810001 Whistler XT-M2 FCBGA-962
HPMH-10-0020000048G




For GDDR5: 0.7 * VDDR1



For GDDR5: 0.7 * VDDR1





For GDDR5: 0.7 * VDDR1




Place all these components very close to GPU (Within 25mm) and keep all component close to each other (within 5mm) except Rser2

VRAM TYPE		PN
Hynix H5GQ1H24AFR-T2C	64MX16(32MX32)	HPMH-14-0030000001G
Hynix H5GQ2H24MFR-T2C	128MX16(64MX32)	HPMH-14-0030000002G
SAMSUNG K4G10325FE-HC04	64MX16(32MX32)	HPMH-14-0030000003G
SAMSUNG K4G20325FC-HC04	128MX16(64MX32)	HPMH-14-0030000004G
Elpida EDW1032BABG-50-F	64MX16(32MX32)	HPMH-14-0030000005G
Elpida EDW2032BABG-50-F	128MX16(64MX32)	HPMH-14-0030000006G





Whisper M2
IC 216-0810001 Whisper XT-M2 FCBGA-962
HPMH-10-0020000048G



BACO design options
See Apps Note
Seymour/Whistler
/Robson Supported
Park/Madison
Capilano/Broadway
Not Applicable

For PX_EN,
refer to the BACO
reference schematics
for detail



PX_EN is used to
control discrete GPU
regulators for
PowerXpress
(Switchable graphics)
BACO mode.

A pull-down resistor
is required.
Leave signal
unconnected
if not used.

Signal	Seymour/Whistler	Robson/Park Medison/Capilano Broadway
Ball AC32 on M2	NC	DAC2 Output-C on M2 package
Ball AA29 on M2	NC	R2SET on M2 package
Ball AD32 on M2	NC	DAC2 Output- Y
Ball AG33 on M2	NC	A2VDD
Ball AD33 on M2	NC	A2VDDQ
Ball AF33 on M2	TSVSSQ	A2VSSQ
Ball AG33 AG32 on M2	NC	VDD2DI/VSS2DI
H2SYNC	GENLK_CLK: (3.3V) Reference clock input (3.3V) for pixel PLL received from frame-lock/ gen-lock interface	H2SYNC
V2SYNC	GENLK_VSYNC (3.3V) Frame timing indicator.Output to frame-lock/genlock interface	V2SYNC

Signal	Seymour/Whistler	Robson/Park Medison/Capilano Broadway
Ball AJ21 on M2 Ball AG13 on S3	SWAPLOCKA SwaplockA/B signals can be optionally used on a multi-GPU design with multiple display outputs to allow all displays in a group (group A or group B) to update at the same time and have synchronous left/right stereo timing. Genlock of the GPUs is also needed, either via a genlock system, or by feeding all GPUs with the same reference clock. Also connecting SwaplockB is preferred, but not required. SwaplockA/B are open drain, 3.3V signals. If this feature is not required, these signals can be used as 3.3V GPIOs or left unconnected on the PCB.	Ball AJ21 is NC on M2 packages Ball AG13 is R2SET on S3 package
Ball AK21 on M2 Ball H12 on S3	SWAPLOCKB - see above On a multi-gpu design, SwaplockB from all GPUs are connected together with an external pull-up resistor (10K Ohms). If this feature is not required, these signals can be used as 3.3V GPIOs or left unconnected on the PCB.	Ball AK21 is NC on M2 packages Ball AH12 is DAC2 Output- on S3 package

CONFIGURATION STRAPS				
STRAPS	PIN	DESCRIPTION	ASIC Deault	Status
TX_PWRS_ENB	GPIO0	Transmitter (Tx) power savings enable. 0: 50% Tx output swing 1: Full Tx output swing (DEFAULT)	0 Internal Pull Down	Mounted
TX_DEEMPH_EN	GPIO1	PCI Express transmitter deemphasis enable. 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled (DEFAULT)		Mounted
RESERVED	GPIO2	0 : PCIe device as 2.5 GT/s capable 1 : PCIe device as 5.0 GT/s capable (DEFAULT)		Mounted
VGA_DIS	GPIO9	VGA disable determines whether or not the card will be recognized as the system's VGA controller (via the SUBCLASS field in the PCI configuration space): 0 : VGA Controller capacity enabled (DEFAULT) 1 : The device will not be recognized as the system's VGA controller		NA NA
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable the external BIOS ROM device: 0 - Disable external BIOS ROM device (DEFAULT) 1 - Enable external BIOS ROM device		Mounted
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	BIOS_ROM_EN = 1, Config[2:0] defines the ROM type. BIOS_ROM_EN = 0, Config[2:0] defines the primary memory aperture size Size of the primary memory apertures CONFIG[2:0] 128 MB 000 256 MB 001 (DEFAULT) 64 MB 010 32 MB 011		Mounted NA Mounted
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS L: Ignore VIP Device Strap (DEFAULT) H: Enable VIP Device Strap		NA
RESERVED RESERVED RESERVED RESERVED	H2SYNC GENERICC GPIO8 GPIO21_BB_EN			NA NA NA NA
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function (DEFAULT) 0 1 Audio for DisplayPort only 1 0 Audio for DisplayPort and HDMI if dongle is detected 1 1 Audio for both DisplayPort and HDMI		NA NA




For del vBIOS
ROM design.
Mount change
to NA.






GPIO 13,12,11 CONFIG[2:0]
=>101 for PM25LV010

FLEX Computing


Project Name : H710D11		Title : Capilano_STRAPS/ChipDiff	
Size :	Document Number : HPMH-40GAB6600-B130	Rev : 8	
Date : Monday, November 08, 2010	Sheet : 53 of 63		



UI NA
DI Mount




L	H
DGPU ON	DGPU OFF




FLEX Computing


Project Name : H710DI1	Title : DGPU_RUN PWR, PWRGD, BACO
Size : Document Number : HPMH-40GAB6600-B130	Rev : 8
Date : Monday, November 08, 2010	Sheet : 56 of 63




THERMAL




Power Diagram



G3 to S0 (without Deep S4/S5)





G3 to Sx (support Deep S4/S5) This Platform Without SUPPORT




Blue: PWM
Green: EC
RED: MOSFET or Others


S5 to S0



S0 to S5 (WoLAN Disable) (without Deep S4/S5)




S0 to S5 (support Deep S4/S5)



Deep S4/S5

S0 to S4/S5



Blue: PWM
Green: EC
RED: MOSFET or Others

